2008-2009 Catalog 
    
    Apr 30, 2024  
HELP
2008-2009 Catalog [ARCHIVED CATALOG]

Add to Portfolio (opens a new window)

ECE 5362 - Synthesis with Verilog HDL

3 Credits
Logic synthesis with the Verilog hardware description language and commercial EDA tools. Includes an introduction to System Verilog. Project is required.Prerequisites: ECE 4242/5242.
Meets with ECE 4362.


Add to Portfolio (opens a new window)
Catalog Navigation
  Catalog Home
  How To Use Your UCCS Bulletin
  From the Chancellor
  General Information
  Administration and Faculty
  The Graduate School
  College of Business and Administration
  College of Education
  College of Engineering and Applied Science
  College of Letters, Arts, and Sciences
  Beth-El College of Nursing and Health Sciences
  School of Public Affairs
  Programs
  Courses
  My Portfolio